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VLSI Implementation of Barrel Distortion Correction in Endoscopic
Images based on Least Squares Estimation

R. Sathya Vignesh & S. Saranyadevi

Abstract - An efficient VLSI Implementation of Barrel Distortion Correction (BDC) in Endoscopic Images based on Least Squares
Estimation is presented in this paper. Computational complexity is reduced by employing Odd order polynomial, as an
approximation to Back-mapping expansion polynomial. This polynomial can be solved in monomial form, by Estrin's algorithm. In
Estrin’s algorithm, a high order expression can be factorized in to sub-expression, which can be evaluated in parallel. In our
simulation, on comparison with some existing distortion correction techniques, 75% of hardware cost and 70% of memory
requirement is reduced by using TSMC 0.18µm technology.
Keywords - Barrel Distortion Correction (BDC), Least Squares Estimation, Computational complexity, Odd order polynomial,
Back-mapping expansion polynomial, Estrin's algorithm.

I.

Endoscopic images based on Hornor’s algorithm. In [7],
Asari had presented an efficient VLSI architecture to
correct the barrel distorted images by mapping the
algorithmic steps on to a linear array and a pipelined
architecture is presented in [4]. As the correcting
method for each distorted pixel requires more
instruction cycles, the software solutions are tough to
meet the constraint of real-time video-endoscopic
applications. A pipelined Co-ordinate Rotation Digital
Computer (CORDIC) is employed in this paper to
develop the effectiveness of co-ordinate transformation.
By eliminating the computation of angle θ and by
employing the Odd-order back-mapping polynomial,
our design achieves high performance with reduced
hardware cost. This design can be either implemented
with a dedicated chip or be integrated with other image
processing components or as a single chip for wide
angle camera applications.

INTRODUCTION

Endoscopy is an invaluable tool in medical
applications, such as pulmonary medicine, urology,
orthopedic surgery, gynecology and surgical procedures.
It is based on Minimal Invasive Therapy (MIT), which
is becoming popular because of the use of natural or
artificial orifices of the body for surgery and permits
little or no injury to healthy organs and tissues [6]. In
Endoscopy, the camera with wide angle lens (fish-eye
lens) is employed to capture larger portion of the interior
structure in a single image. These lenses enhance the
imaging capability, but the images suffer from barrel
distortion. Barrel Distortion causes the non-linear
changes in the image, where the image regions at the
corner of the image are compressed more than the
interior region. Hence the outer regions are much
smaller than their actual size. This inhomogeneous
image compression causes intolerable errors in the
images obtained during feature extraction.

By careful analysis, it is found that most computing
resources are employed on co-ordinate transformation,
back-mapping and linear interpolation procedures. As in
[1], the computing resource is reduced by Odd-order
polynomial approximation for back-mapping. To reduce
the hardware cost, we employ algebraic transformation
to solve polynomial equation. Therefore Estrin’s
algorithm [10] is employed, which improves the latency
of back-mapping, when compared with Hornor’s
algorithm.

Several researchers have presented various
techniques and algorithms to correct barrel distortion,
based on mathematical models [1] – [6]. Most of the
software solutions were also presented. However these
solutions do not provide high speed solutions, which is
the most essential requirement in medical imaging.
Some VLSI architectures [1], [2] and [4] of Barrel
Distortion Correction (BDC) have also been presented.
In [1] Chen et al have proposed VLSI architecture for
real-time barrel distortion correction in Video-
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the distance ρ and the angle θ from corrected center
(uc,vc) to (u,v) are given by,

The rest of the paper is organized as follows.
Proposed distortion correction technique is discussed
briefly in section II, section III describes the proposed
VLSI architecture in detail. In section IV comparisons
and experimental results are presented. The conclusion
is provided in section V.
II.

PROPOSED DISTORTION
TECHNIQUE

The primary objective of this mathematical model
is to establish relationship between the distances ρ and
ρ’. It is defined by an expansion polynomial o degree N
as given by,

CORRECTION

In this section, the algorithm to correct barrel
distortion based on least-square estimation method is
presented [1] – [4]. Let the Distorted and Corrected
Image Space be represented by DIS and CIS
respectively. Two steps in Barrel Distortion Correction
are: 1) Back-mapping of all pixels on CIS on to DIS,
and 2) Calculating the intensity of every pixel in CIS by
linear interpolation [2]. The block diagram of proposed
BDC is shown in Fig 1.

where an is the expansion co-efficient, that can be
obtained by using least-squares estimation technique [6].
Here, the distortion has been assumed to be purely
radial, which implies that, there will be no change in the
argument values in CIS and DIS, ie., θ= θ’. The coordinates of the new location (u,v) of the pixel in CIS
given by,

A. Cartesian to Polar Coordinate Transformation
The first step in the proposed BDC is the forward
mapping of all pixels in Distorted Image Space (DIS) on
to Corrected/Expanded Image Space (CIS). Let (uc’, vc’)
and (uc,vc) represent the distortion center in DIS and
Correction center in CIS respectively. In DIS, the
distance ρ’ from the distortion center (uc’, vc’) to any
image pixel location (u’,v’) and the angle θ’ between the
pixel and distortion center are given by,

B.

= +ρcosθ′

(4a)

= +ρsinθ′

(4b)

Back-Mapping Procedure

As presented in [6], the back-mapping procedure
can be described by a back-mapping expansion of
degree N is given by,

where bn is the back-mapping coefficient which
can be obtained by the least-squares estimation method.
C.

Polar to Cartesian Coordinate Transformation

The third step in proposed BDC is to perform
polar to Cartesian coordinate conversion. Given a set of
pixel location in DIS, their corresponding location in
CIS can be obtained from expansion process, as
described in [A]. The new pixel location (u’,v’)
corresponding to ρ’ and θ’ is given by,
′=

′=

′+ρ′cosθ′

′+ρ′sinθ′

(6a)
(6b)

D. Polynomial
Approximating
Analysis
Simplified Back-Mapping Procedure

And

As mentioned in [1], the back-mapping expansion
polynomial can be approximated to Odd-order or Evenorder polynomial. But, Odd-order polynomial achieves
on an average of 97.13% approximation, which is better

Fig. 1 : Block diagram of proposed BDC.
Let the same pixel (u’,v’) can be transformed to a
new location (u,v) in CIS. The corresponding value of
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than Even-order polynomial by 58.53%. Thus the
approximated Odd-order back-mapping polynomial is
given by,
ρ’ = c0ρ + c1ρ3 + c2ρ5 + c3ρ7 + …

factorized. For example, a 3rd order expression can be
factorized into Sub-expressions of (Bx + A) as follows.
3

=

(7)

+

+

(11)

2

=(

where c0, c1, c2, c3 … are back-mapping
coefficients of the odd-order back-mapping polynomial.
From (2a), ρ value is the square root of the sum of
(u-uc)2 and (v-vc)2 . In [4], the Coordinate Rotation
Digital Computer (CORDIC) module is implemented
with enormous hardware to compute the value of ρ.

2

+

+ ) +(bx+a)

Extending this to higher order polynomials, an
Estrin’s method table can be built up:
0(

=(

1

In order to achieve the low cost VLSI
implementation, two processes are performed to reduce
the computing resource of back-mapping. The first is to
eliminate the calculation of θ [2]. As mentioned in (3b)
and (5b), θ’ and θ are the same. Thus, the cosθ’ and
sinθ’ can be calculated as,

=
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Fig 2: Estrin’s Method table
For example, the evaluation of a 7th order
polynomial (hx7+gx6+fx5+ex4+dx3+cx2+bx+a) looks like
this:

From [1], using eqn .8, the back-mapping and
polar to Cartesian coordinate steps can be simplified by
eliminating θ as given by,

From eqn .9, we find that, no odd power of ρ exists
and hence the square-root calculation for ρ can be
removed. Thus, the number of steps in BDC procedure
can be greatly reduced. Further both u’ and v’ are
calculated using ρ2 rather than with ρ given by,
ρ2=( − ))2+( − )2
E.

Fig 3: Evaluation of a 7th order polynomial using
Estrin’s method
The terms in each row of Figure 3 are evaluated in
parallel; all the terms on a row must be fully evaluated
before the next row can be started. Estrin’s method uses
an implicit binary evaluation tree implied by splitting
f(x) as:

(10)

Estrin’s Algorithm

Estrin’s algorithm comes from parallel computing
research. It works by dividing the polynomial into an
implied tree of multiply-adds, allowing each level of the
tree to be evaluated in parallel. The main idea of Estrin’s
method is to separate the polynomial into terms of the
form (Bx+A), evaluating them and then using the results
as the coefficients in the next level of (Bx + A).
However, unlike Horner’s form, it does not reduce the
number of arithmetic operations required to evaluate a
polynomial. Estrin’s method stems from the observation
that regular patterns emerge when polynomials are

where
is a power of 2. An Nth degree
polynomial, requires log2(N) + 1 rows of expressions to
evaluate.
By Estrin’s algorithm, the computing complexity of
the evaluating polynomial can be efficiently decreased.
The complexity of the back-mapping and polar to
Cartesian coordinate procedures can also be reduced in
similar manner. Eqns (9a) and (9b) can be rewritten as,
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three adders are necessary when implementing a VLSI
circuit.
In order to reduce the computational complexity
and the hardware cost of linear interpolation, the
algebraic manipulation is employed. The modified
Linear Interpolation equation is shown in equation (15).
From equation (15d) it is clear that, this simplified linear
interpolation requires only 3 multiplications and 6
addition operations [1].

where c0,c1, c2, c3, . . . cn−1, cn are the combined
mapping coefficients of the polynomial. Thus, the most
complexity of computing the power values of ρ2 (ρ4, ρ6,
ρ8 . . .) can be efficiently reduced by Estrin’s algorithm.
F.

( , ) = ′( , ) × (1− ) × (1− ) + ′( +1, ) × ×
(1− ) + ′( , +1) ×(1 − )× + ′( +1, +1) × ×

Simplified Linear Interpolation

As presented in [1], the linear interpolation can be
directly implemented by the linear interpolation
equation as given by,

(15a)
= ×[− ′ ( , ) × (1−
)+ ′( +1, ) × (1− ) + (− ′
( , +1) + ′( +1, +1)×× ]+ ′ ( , ) × (1− )
+ ′( , +1)×

( , ) = ′ ( , ) × (1− ) × (1− ) + ′( +1, ) × ×
(1− ) + ′ ( , +1) ×(1 − )× + ′( +1, +1 )× ×
(14)

(15b)

where I’(x,y), I’(x+1,y), I’(x,y+1) and I’(x+1,y+1)
are the intensities of the four neighboring pixels, at the
location given by their indices (x, y), (x + 1, y), (x, y +
1), and (x + 1, y + 1). Now, the computing resource of
this linear interpolation requires at least 8 multiply and 3
add operations. This implies that, eight multipliers and

=
×
{ ×
[ ′
( +1, +1)
− ′ ( , +1)
− ′ +1, + ′ , + ′ +1, − ′ , + × ′ , +1− ′ , + ′( , )
(15c)
.

TABLE II
COMPARISON OF EQUATIONS AND COMPUTING RESOURCE WITH PREVIOUS TECHNOLOGIES

.
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III. VLSI ARCHITECTURE

c0 + ρ2(c1 + ρ2(c2 + ρ2(c3 + ρ2c4))) = c0 + (ρ2 × 2−16)

Fig. 1 shows the block diagram of the architecture
of the BDC VLSI circuit. It consists of two main parts:

×{(c1 × 216)+(ρ2 × 2−16)[(c2 × 232) + (ρ2 × 2−16)((c3 ×
248)+(ρ2 × 2−16) × (c4 × 264))]}

1] Combined Mapping Unit

= c0 + (ρ2 × 2−16) × (c1 × 216) + (ρ4 × 2−32) × (c2 ×
232)+(ρ6 × 2−48) × (c3 × 248) + (ρ8 × 2−64) × (c4 × 264)

2] Simplified Linear Interpolation Unit

(17)

The details of each part will be described as given
below,

By way of performing this manipulation, not only
the values of the power terms ρ2, ρ4, ρ6 and ρ8 are scaled
down but also the word length of the coefficients c1, c2,
c3 and c4 are limited. The critical path of the combined
mapping unit design can be shortened with the 20-stage
pipelined architecture.
B. Simplified Linear Interpolation Unit
The objective of linear interpolation is to find the
intensity value I(u, v) of location (u’,v’) from the
intensity values of four neighbouring pixels: I(x, y), I(x
+ 1, y), I(x, y + 1), and I(x+1, y+1). The function of
linear interpolation is simplified by the algebraic
manipulation as shown in (15). Fig. 3 shows the
architecture of the simplified linear interpolation unit
with the 11-stage pipelined architecture of the simplified
linear interpolation unit [1]. In the figure, the multipliers
are two-stage pipelined multipliers and the shadowed
rectangles represent registers.

Fig. 1: Block diagram of the architecture for proposed
distortion correction VLSI circuit
A. Combined Mapping Unit
For each pixel (u,v) in CIS the function of the
combined mapping unit is to calculate the position of
(u’,v’) in DIS. By employing the odd-order
approximated polynomial and Hornor’s algorithm, the
back-mapping results can be obtained by expanding [9]
as
′= ′+

′= ′+

0+ 1
0+ 1

ρ+

ρ+

2 + 3ρ

2+ 3 ρ

ρ2 +c4ρ4 ×( − )

ρ +c4ρ4 ×( − )
2

Fig. 4 shows the architecture of neighbouring pixels
reading circuit and fractions obtaining circuit. The u’
and v’ are obtained from stage 20 of the combined
mapping unit. The length of u’ and v’ is 24-bit, and the
highest 16 of 24 bits are integer parts and the lowest 8 of
24 bits are fractional parts. Thus, the register value of x
or y vector can be obtained directly by connecting wires
with the highest 16-bit of the u’ or v’ register. The
register value of dx or dy can be obtained from the
lowest 8-bit of the u’ or v’ register in the same way. The
size of each DIS RAM is the same as the size of the
input image and the four intensity values of I(x, y),
I(x+1, y), I(x, y + 1), and I(x+1, y + 1) can be read
simultaneously from the four DIS RAMs.

(16a)
(16b)

where c0, c1, c2, c3 and c4 are combined mapping
coefficients. Since the coefficients c1, c2, c3 and c4 are
the coefficients of the terms ρ2, ρ4, ρ6 and ρ8, the values
of them are very much less than 1. Table III gives the set
of the five combined mapping coefficients obtained in
the current research [1].
TABLE III

C.

COMBINED MAPPING COEFFICIENTS
c0

0

c1

5.559280514717 × 10-3

c2

1.11027 ×10-10

c3

-3.392835357017216 × 10-17

c4

2.173691884067 × 10-23

Time Multiplexed Architectures

As described in Section III, the back-mapping
procedure requires the most computing resource of the
distortion correcting procedure. In Back-Mapping, the
evaluation of polynomial can be described as an
iteration function, which gives flexibility in
implementing circuit with different architecture by time
multiplexed technique [8],[9].
The fig. 5 shows three architectures of the BackMapping circuit. Since the back-mapping step can be
described as an iteration function as shown in (16a) and
(16b), the hardware architecture can be implemented as
one-cycle, two-cycle, or four-cycle to complete the

In order to condense the word length of the
proposed hardware architecture, the major operations of
(16a) and (16b) can be rewritten in terms of scaling
operation as given by,
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back-mapping procedure. Fig. 5(a) shows the one-cycle
architecture of back-mapping circuit, the same as the
stages from 6 to 17 of the combined mapping unit in
Fig. 2, which costs four pipelined multipliers and four
adders. It can obtain one back-mapping result during
each clock cycle with 12-stage pipelined architecture.
However, the hardware cost and memory
requirement are quite a few. Fig. 5(b) and (c) shows the
two-cycle and four-cycle architectures of backmapping
circuit, respectively. The hardware costs of these
architectures are less than that of one-cycle.
Nevertheless, the execution time to get one backmapping result needs two or four cycles.Fig. 6 shows
the three architectures of the memory reading circuit for
reading the identity values of four neighbouring pixels
of location (u’,v’). The Table IV gives the detailed
comparisons between the hardware resources of
previous architectures of distortion correction designs.

Fig. 3 : Architecture of the simplified linear
interpolation unit.

Fig. 4 : Architecture of neighboring pixels reading and
fractions obtaining circuit.
Fig. 2 : Architecture of the combined mapping unit.
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IV. EXPERIMENTAL RESULTS
The proposed algorithm was simulated using
MATLAB R 2010a for barrel distorted Lena image and
the result is given in fig.1. The same algorithm was
implemented using SYNOPSYS Design Vision. The
synthesis results shows that the proposed distortion
correction circuit contains 13917 gates, which is same as
[1], but the throughput is increased by 75%. The
hardware emulation result for endoscopic images is
shown in fig 2.

Fig. 5 : Architectures of back-mapping circuit with (a)
one-cycle, (b) twocycles, (c) four-cycle to complete a
back-mapping procedure.

Fig 1. Correction of barrel distorted Lena image.

Fig. 6 : Architecture of memory reading circuit with (a)
one-cycle, (b) two cycle, (c) four-cycle to complete
reading four neighbouring pixel values.

TABLE IV
HARDWARE RESOURCES OF VARIOUS
DISTORTION CORRECTING ARCHITECTURES
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Fig.2. Hardware emulation image results of correcting
barrel distortion in endoscopic images. (a) Distorted
black-point images. (b) Corrected black-point image by
this paper. (c) Distorted endoscopic image; (d) corrected
Image. The white streak on the top-left of Image (c)
appears too far away and the center of the bifurcation
appears too close to the camera, due to the distortion.
Image (d) is in proper perspective, since the distortion is
corrected. (e) Gastrointestinal image captured by videoendoscope.(f) Corrected gastrointestinal image by this
paper.
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architecture for the Hough transform,” J. VLSI
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V. CONCLUSION
In this paper, efficient and low memory VLSI
architecture of barrel distortion correcting circuit was
presented for biomedical endoscope applications. The
computational complexity of correcting functions is
decreased by Estrin’s algorithm and the algebraic
manipulation of the linear interpolation. Further, the
time multiplexed design provides different architectures
for satisfying different applications. Comparing with
other low-complexity architectures, this paper reduces at
least 75% hardware cost and 70% memory requirement
than other VLSI correcting designs.
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